JPS5910251A - リ−ドフレ−ム - Google Patents
リ−ドフレ−ムInfo
- Publication number
- JPS5910251A JPS5910251A JP58089103A JP8910383A JPS5910251A JP S5910251 A JPS5910251 A JP S5910251A JP 58089103 A JP58089103 A JP 58089103A JP 8910383 A JP8910383 A JP 8910383A JP S5910251 A JPS5910251 A JP S5910251A
- Authority
- JP
- Japan
- Prior art keywords
- mold
- lead frame
- resin
- frame
- lead
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58089103A JPS5910251A (ja) | 1983-05-23 | 1983-05-23 | リ−ドフレ−ム |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58089103A JPS5910251A (ja) | 1983-05-23 | 1983-05-23 | リ−ドフレ−ム |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9028675A Division JPS59969B2 (ja) | 1975-07-25 | 1975-07-25 | 半導体装置の封止方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5910251A true JPS5910251A (ja) | 1984-01-19 |
JPS6233748B2 JPS6233748B2 (en]) | 1987-07-22 |
Family
ID=13961547
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58089103A Granted JPS5910251A (ja) | 1983-05-23 | 1983-05-23 | リ−ドフレ−ム |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5910251A (en]) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02135765A (ja) * | 1988-11-16 | 1990-05-24 | Matsushita Electron Corp | 半導体装置用リードフレーム |
FR2685813A1 (fr) * | 1991-12-30 | 1993-07-02 | Fierkens Richard | Dispositif d'encapsulage en matiere plastique d'un cadre de conducteurs de circuit integre et procede d'encapsulage. |
JP2015133363A (ja) * | 2014-01-09 | 2015-07-23 | 株式会社カネカ | 光半導体用リードフレーム、光半導体用樹脂成形体及びその製造方法、光半導体パッケージ並びに光半導体装置 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5029672A (en]) * | 1973-07-17 | 1975-03-25 |
-
1983
- 1983-05-23 JP JP58089103A patent/JPS5910251A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5029672A (en]) * | 1973-07-17 | 1975-03-25 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02135765A (ja) * | 1988-11-16 | 1990-05-24 | Matsushita Electron Corp | 半導体装置用リードフレーム |
FR2685813A1 (fr) * | 1991-12-30 | 1993-07-02 | Fierkens Richard | Dispositif d'encapsulage en matiere plastique d'un cadre de conducteurs de circuit integre et procede d'encapsulage. |
JP2015133363A (ja) * | 2014-01-09 | 2015-07-23 | 株式会社カネカ | 光半導体用リードフレーム、光半導体用樹脂成形体及びその製造方法、光半導体パッケージ並びに光半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
JPS6233748B2 (en]) | 1987-07-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4301464A (en) | Lead frame and semiconductor device employing the same with improved arrangement of supporting leads for securing the semiconductor supporting member | |
JPH0783036B2 (ja) | キヤリアテープ | |
KR0141952B1 (ko) | 반도체 패키지 및 그 제조방법 | |
US5623163A (en) | Leadframe for semiconductor devices | |
US5126824A (en) | Carrier tape and method of manufacturing semiconductor device employing the same | |
US5196917A (en) | Carrier tape | |
JP2003197660A (ja) | 配線基板およびこれを用いた半導体装置の製造方法 | |
KR100257912B1 (ko) | 수지 밀봉형 반도체 장치 | |
US6828659B2 (en) | Semiconductor device having a die pad supported by a die pad supporter | |
JPS5910251A (ja) | リ−ドフレ−ム | |
JPH03266442A (ja) | 半導体チップ実装用リード構造体 | |
KR950034696A (ko) | 초박형 반도체 패키지 및 그 제조방법 | |
JPS59969B2 (ja) | 半導体装置の封止方法 | |
JP2525555Y2 (ja) | 樹脂封止型半導体装置用リードフレーム組立体 | |
JP3688440B2 (ja) | 半導体装置 | |
JPS59169162A (ja) | リ−ドフレ−ム | |
JP3246769B2 (ja) | 半導体装置及びその製造方法 | |
WO1986002200A1 (en) | Lead frame having improved arrangement of supporting leads and semiconductor device employing the same | |
JP2855787B2 (ja) | 樹脂封止型半導体装置製造用金型並びにそれを用いた樹脂封止型半導体装置の製造方法 | |
KR19990002738U (ko) | 반도체 패키지 | |
JP2748620B2 (ja) | 半導体装置 | |
KR100653041B1 (ko) | 반도체 패키지 제조용 리드프레임 | |
KR0163872B1 (ko) | 본딩 와이어 불량 방지용 블로킹 리드를 갖는 패킹 구조 | |
KR100253708B1 (ko) | 반도체 패키지 및 그 제조방법 | |
JPS6197955A (ja) | リ−ドフレ−ム |